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INTRODUCTION
Power VDMOS device has both the advantages of bipolar transistors and MOS devices with high input impedance, low loss, fast switching speed, driving power small, highly linear transconductance, good frequency characteristics and other characteristics. It is an ideal high-voltage and large-current power devices, widely used in the field of civil, military and electronics industry [1, 2] . Vibration environment is a important factor which affects quality and reliability of product in the aerospace, military and industrial areas, such as the airflow momentum generated by the incentive flight, the engine vibration excitation as well as take off and landing, long-distance transmission and transport process random the vibrational excitation, the performance of device casing and chips can be changed by these incentive, the reliability of the device is reduced [3, 4] . Therefore, it is essential to research the influence of the reliability of VDMOS device in the vibration environment.
The vibration test can simulate the environment of products which encountered vibration in the transportation, installation and use, determining the ability of product which can withstand the influence of vibration environment. At present, the way of vibration test has sine and random [5, 6] . The sine vibration test method is often used in laboratory, it can be divided into variable and fixed frequency vibration, its condition depends on the frequency range, amplitude value, test duration. Therefore, under the condition of vibration, researching failure mechanism of VDMOS device is a very important part for reliability study. In this paper, VDMOS devices are tested in the vibration environment, failure mechanism of devices is researched, these results can provide experimental basis for the design and application of high power devices.
II. EXPERIMENT
The package TO -220AB VDMOS devices are tested under the conditions of variable and fixed-frequency vibration, the influence of vibration frequency and time on the drain-source current I DS , the transconductance g m and the device external morphology and internal chip are researched, the failure mechanism is analyzed.
Electro-dynamic shaker is composed of super vibration control system, USB 2.0 communication lines of the Windows application software, and control system is composed of the acquisition of vibration signals, time domain filtering, the closed-loop calculation, drive signal generator and so on. Before the vibration, the constant gate-source voltage V GS = 4.6V, the drain-source voltage V DS = 35V. The input and output characteristics curve of VDMOS devices are observed by the XJ4832 digital storage of high power semiconductor tube curve tracer. The conditions of variable frequency vibration test: frequency of 20Hz~330Hz, vibration rate of 1.5Hz/Min, acceleration of 30G, the vibration time of 5 hours. The conditions of fixed-frequency vibration test: the vibration frequency of 100Hz, 200Hz, 240Hz, 280Hz, 320Hz, respectively, the vibration time of 10 hours, 9 hours, 6 hours, 5 hours, 5hours. HD7000 3D high-expansion optical microscope is used to observe the changes of external morphology and internal chip surface of VDMOS device respectively in the two kinds of vibration environment. It is known form the figure 1 that in the vibration frequency of 20Hz~320Hz, with the increase of frequency, I DS and g m decrease, when the vibration frequency reaches 272Hz, the change of g m is more than the initial value ± 20 %, but the change of I DS is not, when the vibration frequencies exceed 320Hz, the changes of I DS and g m are more than the initial value ±20%, according to the requirements of the GB/T4857.10 (test method under sine frequency vibration of packing transport package) on the national standards, when parameters index I DS or g m of test sample is more than the initial value ± 20%, the test sample can be judged as failure. So the device is judged as failure when vibration frequency exceeds 272Hz.
III. RESULTS AND ANALYSIS OF THE EXPERIMENTAL

A. The influence of vibration frequency on the performance parameters I DS and g m of VDMOS device
B. The influence of fixed frequency vibration on VDMOS life
Before the vibration, the constant voltage is V GS = 4.5 V, V DS = 30V, electrical characteristic parameters of the VDMOS are tested: I DS is 4.62A and g m is 6.7.
Through the vibration test of fixed frequency vibration of 100Hz, 200Hz, 240Hz, 280Hz, 320Hz, the results of the influence of vibration frequency on performance, shell structure and life-span of VDMOS device are showed as table I. It is known form table I that I DS and g m of VDMOS device are gradually decreased with the increase of fixed frequency, even if characteristic parameters I DS or g m of device do not meet the failure criteria of device, repeated actions of stress also will make the pin appear fracture phenomenon, device does not work properly and failure under the condition of vibration, and life of device becomes shorter correspondingly. The main reason of pin fracture is the concentration of mechanical stress, in the vibration environment, device is fixed to the vibration table, foot pad connection point is leaded to withstand the influence of transverse shear and longitudinal tensile direction of entire device. With the repeated actions of vibration stress, pin ruptures when the impact reaches pin material break or yield strength, at the same time, the device is clamped on the shaking table, due to the applied voltage, the pins of device contact with wire, producing high stress, so the plastic body and the lead frame will appear cracks. With the repeated actions of stress, the cracks are growing, and finally pin fractures.
C. Effect of vibration on the chip surface morphology
In order to analyze the changes of the electrical parameters I DS of the VDMOS device and research the mechanism of failure of electrical parameters I DS , external the plastic body of the device is removed, and optical microscope is used to observe the chip surface morphology. The changes of chip surface under the conditions of the variable and fixed frequency vibration are showed as Fig. 2 and Fig. 3 respectively. It can be seen from Figure 2 , under the condition of vibration frequency of 243Hz~320Hz, the central of the chip appears a large number of micro-cracks which expand to multiple cell gradually, width of cracks are in the range of 5nm~9nm, length of cracks are in the range of 200nm~600nm. It can be seen from figure 3, under the condition of vibration frequency of 100Hz, chip surface of VDMOS appears a small amount of micro-cracks which gradually expand to more cell, width of crack is 4nm, length of crack is about 500nm.
The main reason for the chip appearing cracks is that the chip is composed of single crystal silicon, which has a diamond crystal structure, hard and brittle, under the condition of vibration, edge and center of chip bear the transverse shear force and the longitudinal tensile stress, so long as the maximum elongation strain ε reaches a limit which relates to the material properties, the material will be broken.
Because the limit value of ε and stress state have nothing to do, so the limit value of ε can be determined by the uniaxial tensile. The strain of stretching until the fracture can be calculated by the hooke's law, the relationship between the limits of the linear strain of tension stretch and σ b and E is as follow:
E is the Young's modulus of the material, σ b is the stress limit of the material. According to this theory, in the any stress state, as long as ε meets the limit ε u , material will fracture. The generalized Hooke 's law is as follow: ε =（σ 1 -ν（σ 2 +σ 3 ））/E  ν is the material Poisson's ratio, σ1, σ2 and σ3 are the normal stress on the three mutually perpendicular directions respectively. Thus, micro-cracks gradually increase with the increase of vibration stress, at the same time, because the device is composed of layers with different materials, different parameters and endurance, such as metal layer, oxidation layer, poly-silicon and so on, these layers have different Young's modulus E of the material and endurance respectively, so these differences will lead to produce different distribution of stress, and also make the chip appear micro-cracks. Figure 2 and Figure 3 are showed that with the change of vibration frequency, the cracks of surface of chip will increase, the cracks will become larger and wider, and continually extend to more cells, life of VDMOS device become shorter as long as vibration stress reaches the maximum tensile stress of the chip. In addition, with the increase of the vibration time, fatigue will lead to chip structural fracture, even if the stress is less than the breaking strength of the component under the action of a certain number of alternating stress, the chip will also appear micro-cracks because of fatigue failure of material [7] .
D. Failure analysis of the electrical characteristic parameters I DS of VDMOS device
The structure of VDMOS device is characterized by the source and drain is done in both sides of the chip to form a vertical conductive channel. The general device is composed of numerous of same or similar source cell which is the smallest structure cell. Under the action of stress, the drain-source current I DS becomes smaller when cracks appear in the internal chip, it decreases with the increase of cracks. And the drain-source current I DS of device is controlled by the voltage of gate, and with the change of vibration frequency, the applied stress which generates by vibration accelerates the failure of VDMOS gate, and it leads to the lower I DS . With the increase of the vibration frequency, when the stress reaches fracture strength of device, I DS becomes smaller substantially, the change of I DS is more than 20% of the initial value when the vibration frequency reaches 320Hz.
E. Analysis of degradation of transconductance g m of VDMOS device
The transconductance is one of significant characteristic parameters of device, the performance is related to the effect of the scattering of defects near the oxide interface to channel carrier effective mobility. Because the trap charge carriers in the interface of oxide layer are the scattering center of the moving charge carriers in the channel, the energy gap of semiconductor, the effective quality, and the lattice vibration frequency and so on will be changed under the conditions of different vibration frequency and the action of applied stress, these changes strengthening the scattering, and make mobility fall subsequently, so that the transconductance g m degenerates [8] . With the increase of the vibration frequency, g m becomes smaller gradually, the change of g m is more than 20% of the initial value when vibration frequency reaches 272Hz.
IV. CONCLUSION
In this paper, the performance parameters I DS amd g m of the package VDMOS TO-220 AB of different vibration frequency are tested, the mechanism of the device failure is analyzed, conclusions are summarized as follow: a) With the increase of the vibration frequency, the change of g m meets the standard of device failure when the vibration frequency reaches 272Hz; the changes of I DS and g m meet the standard of device failure when the vibration frequency reaches 320Hz. So the device can be judged as failure when the vibration frequency exceeds 272Hz.
b) With the increase of vibration time, device appears micro-cracks which go through a large number of cells under the repeated actions of stress, and different materials of device produce different strains which accelerate the degree of fracture of device. The performance parameters I DS and g m of device reduce, and life of device becomes shorter correspondingly. Fracture site of device usually occurs in the chip surface and pin.
